Academic snapshot
Marks: 60% or 6.0 CGPA throughout 10th, 12th, graduation
Degree: B.E. / B.Tech / M.E. / M.Tech / MCA / M.Sc CS/IT
Backlogs: None active on most drives
Year: Final-year and recent grads (within ~2 years)
Bosch is a German engineering and technology group active in automotive, industrial technology, and consumer goods. In India, Bosch hires software and embedded engineers across Bengaluru and other sites for automotive systems, IoT, and industrial automation products.
Explore: Online Assessment · Download PDF · Placement Process · Interview Experience · Preparation Guide · Certifications & Career
Bosch India is two funnels that share a logo. Software/BGSW looks like a services-plus-product OA. Core/embedded GET looks like a C and automotive viva. Read the role name before you grind the wrong mock.
| Route | What usually changes | What stays the same |
|---|---|---|
| Campus GET | Batch OA, sometimes 100-120 min HirePro, heavy C MCQs | Aptitude + one coding close |
| Careers / referral (CSE) | More DSA weight, more resume noise | Still an OA |
| Intern conversion | May skip a stage | You still defend the project |
Off-campus does not mean easier pointers. It often means more applicants who treat C as optional Java.
Is 6.0 CGPA enough? It matches the commonly reported floor. A 6.2 who finishes aptitude and one coding problem beats an 8.8 who cannot explain malloc vs calloc. A 7.0 with 58% in 12th still dies if the JD says throughout.
Branches: CS, IT, ECE, EEE, Mechanical (core), related. College lists win.
Gaps and backlogs: Active backlogs are a usual blocker. Education gaps often capped around 2 years with a reason.
What helps the resume screen: One project you can draw (UART logger, sensor node, Java+SQL intern). Certificates are optional. See certifications after OA mocks.
Academic snapshot
Marks: 60% or 6.0 CGPA throughout 10th, 12th, graduation
Degree: B.E. / B.Tech / M.E. / M.Tech / MCA / M.Sc CS/IT
Backlogs: None active on most drives
Year: Final-year and recent grads (within ~2 years)
Skills they actually filter
Written: Aptitude + technical MCQs + 1-2 coding
Embedded: C, pointers, MCU, RTOS lite
Software: OOPs, SQL, arrays/strings
Languages: C, C++, Java, Python
| Item | Typical expectation (candidate-reported) | Reality check |
|---|---|---|
| Graduation | 60% or 6.0 | Mailer wins |
| 10th & 12th | Often same throughout rule | Keep scans |
| Degree type | B.E./B.Tech/M.Tech/MCA | Role decides branch list |
| Backlogs | None active | Confirm drive |
| Gaps | Often ≤2 years | Honest story |
Good fit: You like systems (hardware+software or large Java codebases), you will relocate, and you can finish one coding problem under a lockout timer.
Harder path: You only grind LeetCode hard and skip aptitude; you recite AUTOSAR without a blinking-LED story; you refuse plant/R&D cities; you treat HR location as “we will see.”
Download 2026 Bosch placement papers
2026 in detail
2025 placement papers
2024 placement papers
Previous year question papers
Bosch does not publish one permanent official paper set. Papers on this site are pattern trainers for aptitude, C/C++, and light DSA.
| Round (typical) | What to practice |
|---|---|
| HirePro / OA | Aptitude, technical MCQs, 1-2 coding, sometimes C/C++ |
| Technical | Projects, pointers or OOPs, one live problem |
| HR | Location, shifts, why Bosch |
volatile, storage class, pointer).| Theme | Drill next | Why Bosch asks it |
|---|---|---|
| Aptitude speed | 45-minute mixed set | First filter |
| C pointers | Swap, reverse list | Embedded + BGSW |
volatile / ISR |
One UART story | ECE panels |
| SQL joins | Off-campus CSE | 2024-2025 IT notes |
| Number conversion | Dec/oct/hex timed | ECE viva |
Bosch India hires through campus cells, careers / portals, and referrals. After eligibility, the shape is engineering: long OA, technical, HR. The unit name (BGSW vs plant/R&D) decides C vs Java weight.
Campus recruitment
GET / ASE batches. Listen for HirePro duration and C/C++ section language in the PPT.
Online applications
Bosch careers or listed portals. Follow the invite for format.
Referrals
Improve screen odds. OA still happens.
60% / 6.0 throughout when printed, listed degree, no active backlogs. Gate.
Student-reported working map:
| Section (typical) | Questions (reported range) | Time feel | Focus |
|---|---|---|---|
| Aptitude | 15-18 | ~40-45 min | Quant, logic, verbal |
| Technical | 5-7 (or a full C/C++ block) | ~20 min | Programming, DS, DBMS, C |
| Coding | 1-2 | ~25 min | Arrays, strings, basic algorithms |
Pass habit: sectional lockouts are real on HirePro notes. Finish one coding problem fully. Student rumours put OA pass around 25-30%. One campus funnel: 435/786. Your invite wins. Negative marking often off.
Speed 60 km/h for 360 km → 6 h. New speed 70 → 360/70 ≈ 5.14 h. Ratio 3:5 sum 96 → larger 60. Series 2,6,12,20,30 → 42 (n(n+1)).
malloc vs calloc (uninit vs zeroed). Process vs thread. Reverse a linked list with three pointers. Time O(n), space O(1).
MPU vs MCU. volatile for ISR/hardware registers. RTOS vs GPOS: deterministic worst-case vs average throughput.
ECE/embedded: project walkthrough (clock, ISR vs polling, buffer overflow), live C (swap, list insert), CAN vs LIN at fresher honesty, RAM/ROM, number conversion.
CSE/IT: arrays/strings, OOPs (inheritance vs composition), SQL joins, null-pointer debug, internship ownership.
Pass habit: explain in plain language. AUTOSAR name-dropping without a UART story fails. Coding before constraints fails.
Why Bosch, unit, plant vs R&D city, night-shift comfort, bond if named. Know ₹6-9 LPA. Some campus notes: no separate HR after technical. Still prepare location and integrity.
| Phase | Typical duration | Notes |
|---|---|---|
| Apply / screen | 3-5 days | Degree + % check |
| OA | 1 sitting | 90-120 min common |
| Results | 2-3 days | Funnel can be steep |
| Technical | 1 day or later week | Onsite or virtual |
| HR | Same day or skipped | Count the mailer |
| Offer | 3-5 days | Written letter wins |
| End to end | ~2-3 weeks campus often | Off-campus can stretch |
A blinking LED is not “I used Arduino.” Say: clock source → GPIO → delay vs timer → what happens if the loop blocks. Interviewers want the chain. Silent “it just worked” is the fail.
Example: UART logger → baud, ISR vs polling, ring buffer, overflow drop vs overwrite. Say 70% of your bugs were buffer, not baud. Stop at one significant failure mode unless they ask you to refine.
Saturday 10:00: 100-minute HirePro-style set.
Saturday 12:00: rewrite three C MCQs.
Saturday 16:00: one finished coding problem + one list reverse on paper.
Sunday 11:00: ECE: UART story; CSE: SQL joins.
Sunday 12:00: location yes/no on paper.
Two weekends of that beat a 400-question dump binge.
10th, 12th, degree, ID, resume one page. Throughout 60% means the 12th PDF matters.
Campus: PPT → long OA → shortlist (435/786 style) → technical day → optional HR. Off-campus: similar with more resume noise. Screenshot the invite. If the PPT never mentioned a C section, still revise pointers; Bosch likes C even on mixed papers.
Pick the three aptitude items you guessed and the coding problem you left half-done. Finish the coding problem. Speak one project failure. Re-reading 40 series answers you already got right is how people feel busy and still fail the C block.
Panels still ask decimal → octal/hex under a clock. Practise 12 conversions on paper, no phone. Say the grouping method out loud (hex nibbles, octal triplets). If you freeze, write the powers of 2. A slow correct conversion beats a fast wrong one you cannot defend.
volatile in one paragraph you should ownThe compiler may cache a register. Hardware or an ISR can change the memory. volatile forces a read/write every time. Use it on memory-mapped registers and ISR flags. It is not a substitute for atomics or locks on multi-core Linux. If you only say “it prevents optimisation,” add the ISR example or you have not finished the answer.
CAN is a robust multi-master bus for higher-integrity vehicle data. LIN is a cheaper single-master sub-bus for simple devices (windows, seats). If you have not shipped either, say you have read, not shipped. That honesty landed in a 2025 ECE selectee note. Inventing an AUTOSAR internship did not.
If the mailer says BGSW / ASE / software, your technical is OOPs, SQL, one DSA close, plus curiosity about mobility/IoT. If the mailer says GET / embedded / automotive, your technical is C, MCU, and a hardware project. Students who prepare the wrong second round clear OA and then go silent on volatile or on joins.
Online assessment
OA format, timing, and question types.
Coding questions
DSA and C patterns for OA and technical rounds.
Aptitude / mock quiz
Quant, logic, and timed mock quiz.
Interview experiences
Candidate stories and round notes.
HR interview questions
Common HR questions, sample answers, STAR tips.
Week-by-week prep
Study plan and round-by-round strategy.
If a Bosch invite is 3-8 weeks out, treat this hub as the map and the linked practice pages as the drills. Do not reread eligibility ten times. Check the JD once, then spend hours on the filter that actually rejects people.
Typical fresher CTC chatter for Bosch sits around ₹6-9 LPA (candidate-reported - confirm the letter). Languages students mention most often: Java, C++, Python, C. Pick one and stay with it in OA and interviews.
Eligibility reminder (from student reports): Candidate-reported floor is often 60% or 6.0 CGPA across 10th, 12th, and graduation. Degrees commonly listed: B.E./B.Tech/M.E./M.Tech/MCA/M.Sc (CS/IT). Final-year and recent grads (within ~2 years); no active backlogs; gaps often capped around 2 years. Software drives lean CS/IT/ECE; core/embedded also take Mechanical, Electrical, ECE. Verify the notice.
What you are training for: Typical fresher loop: Online/written assessment (90-120 min on HirePro or similar: aptitude + technical + coding, sometimes a C/C++ section with no cross-section navigation) → Technical interview (30-45 min) → HR (20-30 min). Some campus notes skip a separate HR after technical. About 2-3 weeks on many batches.
Short version of the prep split: Split time roughly 40% aptitude speed, 30% C/C++ or Java coding (role-dependent), 20% OOPs/OS/DBMS or embedded (volatile, MCU, RTOS lite), 10% HR and location. Full plan: /bosch/preparation-guide/.
Week 1 - pattern, not vibes. Oa pattern first: sit one untimed paper, then redo it under the real clock. Open the Bosch previous-year sets on this site and mark which sections ate your time. Write the timing on a sticky note. That number is more useful than a 200-problem LeetCode streak you never timed.
Week 2 - the steep filter. Most Bosch drives fail people on the first timed paper or OA. Do three timed sits this week. After each one, log every miss in a two-column note: topic and why (slow, wrong formula, bad edge case, panic). The next sit should only add problems from that log.
Week 3 - talk tracks. Technical interviews at Bosch usually want a clean project story, one or two CS fundamentals, and (if the process has it) a behavioral or values round. Write STAR stories on paper, not in your head. Practise “Why Bosch?” with one concrete product, lab, or business line - not a slogan.
Week 4 - mocks and logistics. Star stories + one project walkthrough recorded on your phone. If you still have energy, redo only the questions you failed in week 2.
| Slice | Share of weekly hours | What “done” looks like |
|---|---|---|
| Timed papers / OA | ~40% | You finish a Bosch-style sit without guessing the clock |
| Coding / role technical | ~30% | You can explain a solution out loud in your chosen language |
| Fundamentals / domain | ~20% | You can teach one OS/DBMS/networks (or domain) topic to a friend |
| Stories + HR | ~10% | Two STAR stories and a specific Why-this-company answer |
If you only have 10 days, keep the same ratios and cut volume, not the timed sits.
Use this hub for the Bosch story (eligibility, rounds, salary). Use those pages for timed reps and interview notes.
If you do one thing after reading this: schedule three timed Bosch papers on three different days, then interview prep on the leftovers.
Week calendars live on the preparation guide. This H2 is the focus split.
| Bucket | Share | What “done” looks like |
|---|---|---|
| Aptitude | ~40% | Timed sets, error log |
| Coding (finish one) | ~30% | One full AC, not two partials |
| Track depth (C or SQL/OOPs) | ~20% | volatile or a join you can debug |
| HR + location | ~10% | City yes/no already written |
If you are CSE who only does LeetCode hard, stop for one week and sit three aptitude+C papers. If you are ECE who only does labs, add one finished coding problem so HirePro does not strand you.
Week A: daily 45-minute aptitude; 15 C MCQs; one finished coding.
Week B: one full 100-minute mock every other day; one UART or Java project talk; HR why-Bosch recorded twice.
ECE: cut random LeetCode to three easy/medium until C MCQs are not a coin flip. CSE: do not skip volatile and process vs thread even if the PPT said “software.”
You want automotive or industrial systems where software meets hardware (or large-scale mobility software). You will relocate to the city on the letter. You know the GET CTC band and you will read the letter. That is enough. “I have always been passionate about cutting-edge IoT ecosystems” is how people sound like a template.
You do not need an RTOS job already. You need representatives:
static vs auto vs extern)volatile with an ISR exampleFor each type, do three timed, then explain one to a roommate in 90 seconds.
786 sat. 435 passed. You cannot charm the 786. You can make sure one coding problem is complete and aptitude is not a guess-fest. If you are in the 435, the panel already thinks you can think. Do not waste it by going silent on a pointer or a join.
Bosch is not trying to be TCS NQT and not trying to be Google. The HirePro brand is real. The ECE volatile viva is also real. You can be CSE or ECE; both still have to time the paper. You cannot outsource C to a dump PDF. You cannot skip aptitude because a senior said “they only do embedded.” Read your mailer. Then practise both.
If Bosch, Siemens, and Qualcomm all land the same week, compare C vs DSA weight, city, and the letter. Do not pick on brand memory from a 2014 campus story.
You do not need CAT advanced. You need speed on:
For each type, do a 20-minute timed set, then log speed miss vs concept miss. Mixing those two is how people redo 200 questions and still fail the same 10.
Write, compile, explain:
malloc blockThat list covers more HirePro + viva ground than a 40-page pointer PDF you never compile.
You do not need to pretend you designed an ECU. Say: you like systems with real-time constraints, you will learn the domain stack, and you have one project where latency or reliability mattered (even if it was a web timeout). “I always loved cars” without a systems sentence is thin. “I refuse to learn C” is a disqualifier on mixed papers.
Figures below are candidate-reported India bands (as of August 2026).
| Track | Typical CTC (candidate-reported) | Notes |
|---|---|---|
| Software Engineer / ASE / GET | ₹6-9 LPA | Primary campus band |
| Associate (indicative) | ₹6-7 LPA | Some 1-2 yr notes |
| SWE 2-3 yrs (indicative) | ₹8-10 LPA | Not campus default |
| Senior SWE (indicative) | ₹12-15 LPA | Experience |
Confirm the written offer. Plant vs BGSW city changes the day, not always the headline band.
Health insurance, PF, training, hybrid on some software teams, plant transport on some core teams. Ask HR about joining location and any bond. Do not assume Germany.
Know ₹6-9 LPA. Ask how the package splits. One calm question beats a product-company 20 LPA demand.
Net for 2026: do not prepare as if this were only Infosys or only Qualcomm. Time the paper. Finish one code. Keep C warm.
India sites are not one campus. Plant, R&D, and BGSW offices ask different shift and relocation questions. Write a yes/no this week. Students who “will decide after the offer” stall joining. Plant hostels and BGSW city offices are not interchangeable; ask the unit name on the letter.
Typical path: HirePro/OA (90-120 min) → technical (30-45 min) → HR (20-30 min, sometimes skipped). About 2-3 weeks on many batches.
Most fresher loops report 3. Some campus notes skip HR after technical. Count the mailer.
Student-reported 90-120 minutes: aptitude, technical/C, 1-2 coding. Details: online assessment.
Commonly 60% or 6.0 throughout; listed engineering/MCA degrees; no active backlogs. Your notice wins.
It matches the floor. OA and a clear project still decide. Higher % helps some core shortlists; it does not skip HirePro.
Candidate-reported GET/SWE CTC often ₹6-9 LPA (as of August 2026). The written offer is the only number that matters.
Roughly 40% aptitude, 30% finish-one-coding, 20% C or SQL/OOPs, 10% HR/location. Guide: preparation guide.
Yes on ECE/GET panels: C, MCU, RTOS lite, CAN/LIN. Software tracks weight DSA and OOPs more.
C, C++, Java, Python. Embedded panels lean C. Stick to one for OA.
100-120 min, proctored, multiple sections, sometimes no navigation between them, 2 coding + C/C++ on some BGSW notes. One campus: 435/786 shortlisted.
Bosch mixes automotive/embedded and BGSW software at a cited ₹6-9 LPA band. Siemens is industrial/energy. Qualcomm is semiconductor/SWE with a different coding bar. Compare recent notes and letters.
Finish one coding problem. Time aptitude. Explain one project in plain C or Java. Do not wait for a perfect CGPA.
Bosch interview experience plus the GFG notes in the stories section.
Same OA aptitude. ECE: C + hardware project. CSE: DSA + SQL, plus enough C to survive a mixed paper.
“Online test was conducted on HirePro Platform (No negative marking)… 100 to 120 minutes (Audio and Video Proctored)” across aptitude, technical, coding (2 Q), and C/C++, no cross-section navigation, then offline technical and HR on projects, pointers, OOPs. Source: GeeksforGeeks Bosch.
Takeaway: treat each section as a separate exam. A brilliant second coding problem does not unlock a failed C block.
OA 21 June; Bosch Day 25 June. ~435 of 786 shortlisted after 100-120 minute multi-section test. An ECE selectee’s ~30-minute online technical covered projects, RAM/ROM, microcontroller memory, transistor types, timed decimal→octal/hex, OOPs, C++, coding. “There was no HR round for the candidates selected in Technical Interview.” Source: GeeksforGeeks Robert Bosch on-campus.
Takeaway: number conversion and MCU memory still appear. Do not assume HR will save a weak technical.
ECE: UART/ISR project, CAN vs LIN honesty, XOR swap. CSE off-campus: arrays, hashing, joins, null-pointer debug. What helped: plain language. What hurt: AUTOSAR slogans; coding before constraints; refusing location.
Sensor node drops packets when the bus is busy.
That is a GET-level close. A 12-slide AUTOSAR pastiche is not.
You cannot jump back. That changes how you practise. Sit mocks that forbid review. If aptitude is first and you burn 70 minutes on puzzles, the C block is a coin flip. Budget on paper before the timer: aptitude 40, technical 20, coding 40, buffer 10 (for a 110-minute paper). Adjust to your invite.
Coding rule: one complete AC beats two 40% solutions. If problem 2 is a graph and you have 12 minutes, write a correct brute if constraints allow, or leave a clear partial with complexity. Random cout spam wastes the compile.
Off-campus CSE notes lean SQL joins and null-pointer debug. Campus ECE notes lean RAM/ROM and hex conversion. If you paste an ECE UART story into a Java internship loop, you look unprepared. If you paste only LeetCode into an ECE GET panel, you look like you skipped the job. Read the role title on the mailer twice.
HR will ask location and sometimes shifts. “I need to ask my parents after the offer” is how people stall. Decide this week. If a bond is named, know the years and the amount at a fresher level. Lying about willingness is an integrity fail when the letter arrives.
More narratives: Bosch interview experience.
Siemens · Qualcomm · Texas Instruments · Honeywell · L&T · Infosys